Abstract-In this work, we explore the MOS interface-trap charge-pump as an ultralow constant-current generator for analog CMOS applications. Charge pumping techniques in general are more suitable than conventional continuous-time techniques for ultralow current generation because the linear controllability of current by frequency is maintained regardless of the level of current. An interface-trap pump has the same property but the minimum charge it puts out per cycle is at least two orders of magnitude smaller than that of a switched-capacitor charge pump. This helps generate the same current more accurately at a much higher frequency with a much smaller filter capacitance. The paper presents a simplified model of the terminal characteristics of the interface-trap pump and an evaluation of its performance as a stand-alone current generator. Cascoding and complementary pumping are introduced as measures of performance improvement. Temperature sensitivity, pulse feedthrough, controllability, matching, reliability, and trimming issues are addressed. Transconductor circuits built with the charge pump are presented and experimentally evaluated.
I. INTRODUCTION
T HE low-current frontier of analog CMOS remained mostly unexplored until the beginning of 1990s. Since then, it has been challenged indirectly by a growing demand for low-power/low-voltage architectures and directly by the emergence of MOSFET log-domain processors and fully integrated low-frequency continuous-time filters [1] - [3] . Bias levels have already been reduced to the order of nanoamps in numerous applications [4] - [7] and the downward trend is likely to continue particularly in ultralow-frequency continuous-time filter applications. Traditionally, these filters are used in biomedical signal processing but, considering the ongoing diversification of system-on-chip applications, we can expect their application domain to expand significantly in the future.
Theoretically, the lower limit of controllable constant-current generation is set by device leakage currents to the order of picoamps or less. Reaching this limit with conventional continuous-time techniques, however, is not a trivial task. In practice, even nanoamp constant-current generation relies on some specific and costly current division or cancellation techniques mainly because: 1) the very strong sensitivity of subthreshold conductance to gate voltage, device parameters and temperature precludes the MOSFET as a simple voltage-controlled sub- nanoamp current source and 2) there exists no integrable and stable resistive element with which this level of reference current can be generated. An alternative is the switched-capacitor (SC) technique, which has already been adopted in a number of architectures generating conventional levels of reference current [8] - [10] . The current of an SC can be scaled down by decreasing the clock frequency or the charge pumped per cycle. Decreasing is highly desirable also because the current ripple of a subthreshold MOSFET biased by an SC is an exponentially increasing function of , as described approximately by , where is the MOSFET subthreshold slope in V/decade and is the filter capacitance. Unfortunately, the cost of generating a slow clock generally increases significantly with a decreasing and the accuracy of degrades as approaches its physical limit. Therefore, the key to generating a given ultralow current with a high , a small , and a high accuracy is to have a low physical limit for , which, in a conventional SC is determined solely by the parasitic capacitance of a pair of minimized MOSFET switches. Assuming a few hundred millivolts of reference voltage, this limit is no less than several femtocoulombs in a typical 0.5-CMOS technology. Even if is lowered to this limit, it takes at most a kilohertz frequency to generate a picoamp current and at least several picofarads of capacitance to filter the ripple below 1%. This work evaluates the MOSFET interface-trap charge-pumping (ITCP) effect as a possible ultralow constant-current generating technique overcoming these difficulties by offering at least two orders of magnitude reduction in the physical limit of . ITCP was discovered in 1969 [11] , fully modeled in the 1980s [12] - [15] , and since then has become the most popular test tool for MOSFET Si-SiO interface characterization. It also found a few digital circuit applications in the distant past [16] - [19] . Its use as a low-current source was suggested in [20] but, to the best of our knowledge, it has never enjoyed any analog circuit application.
We present in Section II a simplified model of its terminal characteristics pertaining to circuit applications. Its properties as a stand-alone current generator are experimentally evaluated in Section III. Improving its performance by cascoding is discussed in Section IV. Sections V and VI are devoted to temperature sensitivity and pulse feedthrough analyses, respectively. Also presented in Section VI is a complementary pumping scheme for ripple suppression. Controllability, matching, reliability, and trimming issues are addressed in Section VII. Transconductor circuits built with the charge pump are presented and experimentally evaluated in Section VIII. Finally, the conclusions are summarized in Section IX. 
II. PRIMARY MODEL OF ITCP
ITCP is a transient recombination effect activated by cycling the Si-SiO interface of a MOSFET between accumulation and inversion. For a brief explanation of its primary model, consider the PMOS device shown in Fig. 1 . Note that the source and drain junctions are interconnected to form a single source terminal, whose voltage with respect to ground is . The n-well constitutes a second current conducting terminal, whose voltage is represented by . Gate voltage is pulsed periodically between the rails and , which induce accumulation and inversion, respectively, provided that the following conditions are met:
for accumulation (1) for inversion (2) where is the flatband voltage and is the threshold voltage. During each cycle, the midgap interface traps distributed within an energy range are filled in the accumulation phase by capturing electrons, which are supplied by the well terminal and are emptied in the inversion phase by capturing holes, which are supplied by the source terminal. Acting as recombination centers, these traps transfer from source to well a net charge of (3) where is the electronic charge, is the gate area, and is the trap density per unit area per unit energy, which can be assumed to be energy-independent without much loss of accuracy for circuit applications. The primary model of ITCP predicts (4) where is the thermal energy, is a time constant, is the transition time of , and represents the time spent in depletion during each transition of . As depicted in Fig. 1 , is given by
The average current resulting from the periodic transfer of from source to well is defined as the ITCP current and is described by (6) where is the frequency of gate excitation. 1 is not the sole current resulting from pulsing the gate. Some of the mobile holes released from the channel during the upward transition of move into the well instead of returning to source. Most of these are transported to the substrate through the reverse biased well-substrate junction resulting in an injection current flowing from source to substrate, but a fraction recombines with electrons within the well giving rise to a bulk recombination current which adds on to the source and well terminal currents [21] , [22] . This injection/bulk-recombination phenomenon is actually a transient bipolar effect, where and respectively correspond to the collector and base currents of a vertical pnp. The current gain of this pnp makes a fraction of . These two currents can be suppressed by making the source more attractive than the well as the destination of all mobile holes released from the channel. This can be done by increasing the well-source reverse bias and the transition time and/or by shortening the channel.
According to the ongoing analysis, the well and source terminal currents of the PMOS interface-trap charge pump can be expressed as (7) (8) Note that the leakage currents flowing across the well-source and well-substrate junctions are not indicated in these formulations.
The pump is characterized by experimentally extracting the two interface-trap parameters and , relying on (6). This is done by setting the conditions (1) and (2) , taking all precautions to minimize and measuring the well current as a function of . Assuming that closely approximates , is extracted from the slope of the plot of versus and is obtained from the intercept of the same plot. The reason for selecting and not for parameter extraction is that the latter is more severely corrupted by the presence of .
At this point the reader may wonder why the ongoing review is presented on a PMOS pump rather than an NMOS. The reason is that the latter is less favorable in an n-well bulk-CMOS circuit application because the common substrate being biased to and being negative, it is impossible to accumulate an NMOS device even weakly unless is reduced below . PMOS devices usually have a positive but, regardless of the polarity of , the well can be biased properly to ensure accumulation for . Furthermore, both the source and well are available as current-conducting terminals in a PMOS pump. Therefore, a PMOS pump can be configured not only as a current source or sink but also as a floating current generator.
III. WELL AND SOURCE TERMINAL CHARACTERISTICS OF A BARE PUMP
The pump in its simplest "bare" form of a single PMOS device can be configured into a current source by dc biasing the source with and designating the well as the output terminal as shown in Fig. 2(a) . Transposing the roles of these two terminals as in Fig. 2(b) results in a current-sink configuration. Since neither terminal needs to be tied to a supply rail, it is also possible to utilize the pump as a floating current-generator as depicted in Fig. 2(c) , provided that an acceptable equality between and is achieved by minimizing in (8) . The dc behavior of the pump is represented in all these applications by the terminal characteristics -and -. In this section, we discuss these dc characteristics in detail with the support of experimental data extracted from a set of bare pumps fabricated in AMIS 0.5-m n-gate/n-well CMOS technology, in which zero-bias threshold voltage and well body-factor are specified as V and V , the gate-oxide thickness is 14 nm, the well doping concentration is around 6 10 cm , and is estimated to be 0.35 V. Rail levels have been kept at and V and a trapezoidal gate waveform of identical rise and fall times has been used in all tests.
Shown in Fig. 3 are the values of and extracted from a pump of m at MHz and plotted as a function of well-source bias for four different values of . is seen to be highly independent of bias conditions as expected.
, on the other hand, appears to be a significantly decreasing function of well-source bias. This is a result of the presence of at the well terminal. However small this current may be, the exponential sensitivity of the -extraction procedure to the terminal current as indicated by (6) leads to an overestimation of for small values of for which attains its largest value.
Assuming a charge pump of minimum area m m and a typical energy range eV, the extracted value of yields aC (22 electrons per cycle) from (3). As stated in Section I, the minimum charge pumped by a conventional SC built in the same technology is on the order of femtocoulombs. Quite obviously, the interface-trap charge pump offers at least two orders of magnitude reduction in . Shown in Fig. 4 is a set of well-terminal characteristics relevant to current-source applications. These have been extracted from the same m pump at MHz for three different values of . The source bias is fixed at 2 V, which causes sufficiently strong inversion to satisfy (2) . Three distinct regions of operation can be identified on these characteristics as explained next.
For any value of beyond 4.65 V, the accumulation condition (1) is not met. The vanishing surface concentration of electrons at the top level of becomes the limiting factor of charge pumping and consequently the current sharply declines with an increasing in this nonsaturation region. For less than 4.65 V, the pump is fully activated and, as predicted by (6), becomes a logarithmic function of and exhibits much reduced sensitivity to in comparison with the nonsaturation region. For ns and V, the measured value of the inverse voltage-coefficient is around 10 V. Not only the bias dependence of but also that of via contributes to this low value. The pump remains in this saturation region of operation as long as , i.e, larger than 2 V in the case of Fig. 4 . Any further reduction of forward biases the source-well junction and thus forces the pump into a BJT forward-active region. For all practical purposes, therefore, sets the lower limit of applicable terminal voltage . A set of source-terminal characteristicsrelevant to current-sink applications is given in Fig. 5 which also includes the plots of . These results belong to a pump of m driven with kHz for three different values of . is fixed at 3.5 V to induce strong accumulation to satisfy (1). This also sets an upper limit of 3.5 V to . For less than about 0.9 V, pumping is disabled because the interface cannot be inverted even weakly. A nonsaturation region limited by weak inversion is observed for V V, where and rapidly increase with . No significant disparity between the two currents is observed in this region because the inverting hole population of the channel is too small to generate any significant . The pump enters a saturation region once the inver- sion becomes strong enough around V so that condition (2) is satisfied. In this region, the terminal currents become significantly disparate due to the presence of and the difference increases with a decreasing bias and a decreasing as predicted in Section II. The inverse voltage coefficient of the source-terminal characteristic is also significantly lowered by the presence of .
The channel length of the pump on which the data of A further set of experimentation, whose results are not presented here in graphical form, has shown that the parity of and is achievable also with weak accumulation even if inversion is strong. This is not surprising because, unless accumulation is strong enough to satisfy (1), the polarity of the transversal electric field at the channel during the top level of is unfavorable for hole injection away from the interface.
In summary, the dc terminal characteristics of a bare pump exhibit the following properties pertaining to current source/sink/generator applications.
• In a current-source application, the compliance voltage is around . In an n-gate PMOS, where is small, a current source can therefore operate up close to as verified by the experimental results. In a dual-gate technology, a larger and therefore a larger compliance voltage should be expected. The current sink configuration has a sizeable compliance voltage around , which generally is inflated by the body effect.
• In all applications, a severe limitation is placed on the terminal voltage by the well-source junction nonforward bias requirement .
• Generally, terminal currents are in disparity. However, parity is achieved if inversion or accumulation is weak and/or is long, the channel is short, and is large. • The inverse voltage-coefficient is low in current-source applications and very low in current-sink applications.
IV. CASCODED PUMP
The shortcomings of the bare pump in current source/sink/generator applications are obvious from the properties just itemized. By cascoding the pump, however, all of these can be either eliminated or vastly improved. Shown in Fig. 7 are the schematics of a cascoded pump for all three applications.
A typical set of cascoded current-source -terminal characteristics measured for MHz and ns are given in Fig. 8 . They belong to the same pump whose bare characteristics are shown in Fig. 4 . Quite obviously, not only the terminal current is made virtually insensitive to the terminal voltage but also the nonforward biasing requirement is now satisfied without imposing a minimum limit on the terminal voltage. Indeed, as long as keeps above , the terminal voltage can now be freely reduced all the way to ground. Note that the inverse voltage-coefficient is now boosted above 200 V. It is also worth noting that, although cascoding desensitizes the current against variations in the terminal voltage, the sensitivity of the current to the binary levels of the gate excitation remains to be determined solely by the bare pump. The cascode bias is influential on the performance in a number of different ways. First of all, the higher the , the smaller the compliance voltage. It is obvious from Fig. 8 that a sufficiently high can even eliminate compliance because the pump remains operative even for a well voltage exceeding by a few hundred millivolts as required by the saturated operation of the cascode device. It is also obvious that the higher the , the more pronounced the effect of weak accumulation. This makes the current not only more dependent on the top level of but also less predictable because of the relatively strong dependence on the well voltage in this nonsaturation region. On the other hand, weak accumulation helps decrease the disparity between and as concluded in Section III. The equality of and may be important only in a floating current-generator application but the effect of some degree of weak accumulation on temperature sensistivity can also benefit other applications, as discussed next.
V. TEMPERATURE SENSITIVITY
The temperature coefficient TC of the output current of a cascoded pump operating as a current source can be expressed as TC TC VC
where TC and VC are, respectively, the temperature and voltage coefficients of the bare pump, whereas represents the temperature sensitivity of the source-gate voltage of the cascoding MOSFET.
Assuming , TC is attributible to the temperature sensitivity of . If accumulation and inversion are not too weak, so that (6) is applicable, then the main factors of this sensitivity are the thermal energy and the time constant [23] . The latter is inversely proportional to the thermal velocity and the intrinsic carrier concentration , where is the effective mass, a constant, and the silicon bandgap. Ignoring the temperature dependence of , TC can be expressed as TC which, for C and a typical energy range of one half the bandgap, predicts a coefficient around 0.4% per degree. Re- turning to the last term in (9) and considering that the cascoding MOSFET operates in the subthreshold mode due to the low level of current, we typically expect mV C [24] , [25] . Therefore, it seems possible to achieve a zero TC by biasing the pump around the point of its well-terminal characteristic where VC % per volt. Shown in Fig. 9 are the C terminal characteristics of the cascoded pump whose room-temperature characteristics are given in Fig. 8 . A comparison between the two not only verifies the expected temperature sensitivity of the bare pump but also clearly shows that, indeed, a temperature-insensitive current is available for a bias around V.
VI. PULSE FEEDTHROUGH AND COMPLEMENTARY PUMPING
The mobile charge exchanged between the channel and source/well nodes during each transition of is many orders of magnitude larger than the charge pumped via interface traps. The resulting pulse feedthrough makes the bare pump totally useless as an integrated current source/sink because the terminal capacitance required for suppression is prohibitively large. This problem is greatly facilitated by cascoding alone and is virtually eliminated if cascoding is combined with complementary pumping. For a quantitative evaluation of pulse feedthrough, first, consider the cascoded current source given in Fig. 10(a) . The simulated transient response of the circuit to the trapezoidal gate drive of Fig. 10(b) is shown in the rest of the same figure. During the downward transition of , initially the accumulating electrons are transported to the well until the flatband condition is reached. From then on, the expansion of the depletion region continues transporting electrons to the well up until the onset of inversion. The rate of charge transfer is represented by the negative well-current pulse observed in Fig. 10(c) and the resulting drop in well voltage is identified as in Fig. 10(d) . The magnitude of the total charge transported can be estimated from (10) where is the oxide capacitance per unit area and is the (negative) equilibrium Fermi potential of the well. The first term on the right-hand side of (10) is the accumulation charge.
The second term represents the electron charge displaced by the expansion of the depletion region. During the upward transition of , the channel not only receives the ITCP charge from the well but also reclaims . Since the latter is many orders of magnitude larger than the former, the drop on the well voltage is determined almost solely by the bilateral and is given by (11) where represents the total capacitance of the well node. forces the channel current of the cascoding MOSFET to drop from an to an as observed in Fig. 10(e) . Considering the fact that the cascoding MOSFET operates in the subthreshold mode, the ratio of these two current levels can be described as (12) where denotes the subthreshold slope. Also, the average of these two levels equals , i.e., (13) Finally, assuming that the ripple on the load current is much smaller than , so that , the ripple on the output voltage can be expressed as (14) where is the period of gate excitation and is total output capacitance. Assuming a single MOSFET load operating under subthreshold conditions, which also represents the worst case of ripple in a differential-pair load, 2 the relative ripple on the load current can be expressed as (15) which indicates as a direct measure of the pulse feedthrough performance of the current source. Using (11)- (14), we relate to its driving force as follows:
To identify the most feasible approach to suppressing the pulse feedthrough effect, first consider the effect of on . For , this capacitance is virtually ineffective on and the latter is well approximated by (17) becomes inversely proportional to for , but this condition implies a capacitance far in 2 The output current of a differential pair carries the largest ripple when one of the two branches is cut off and the other conducts the entire bias current. excess of the parasitic capacitance of the well node. The simulated pump of Fig. 10 , for example, puts out fC as calculated from (10), which, for mV/decade, sets a lower effective limit of 2.3 pF for . Even for the unrealistically optimistic biasing conditions and causing a negligible accumulation and a minimum depletion volume, respectively, must be at least 0.65 pF to have any significant effect on . Considering the fact that the parasitic of the simulated circuit is less than 0.1 pF, it is necessary to add a sizeable capacitor to the well node if is to be a meaningful instrument of feedthrough suppression.
If this costly approach is abandoned, then will be determined by alone as indicated by (17) . The simulated circuit, whose load is a m m PMOS device emulating the twin drivers of a differential pair, has a parasitic around 40 fF for which (17) yields mV, which agrees well with Fig. 10(f) . For better suppression, can be augmented with additional capacitance but there exists an alternative which manipulates the duration of the dip in to suppress the feedthrough. In this scheme two identical pumps operate in parallel with complementary gate excitation as shown in Fig. 11(a) and (b) . The waveforms shown in the rest of Fig. 11 are simulated with the same conditions as Fig. 10 with the only exception that two 10-m pumps are deployed instead of one 20-m . A comparison between the well-current waveforms of Figs. 10(c) and 11(c) clearly indicates that is considerably reduced by mobile charge sharing between the two pumps. This causes a smaller as observed in Fig. 11(d) , but, more importantly, the duration of is now reduced from to the transition time . The resulting is given by (18) where is the total of two pump currents. A comparison between (17) and (18) indicates that the pulse feedthrough admitted by complementary pumping is a factor of smaller than its single-pump counterpart. The waveform in Fig. 11(f) , indicating V, verifies this prediction for the simulated circuit. The corresponding load-current relative ripple, as calculated from (15), is about 5000 ppm, which is also verified by the waveform shown in Fig. 11(g ). These figures exemplify the level of suppression attainable even with parasitic capacitances when cascoding is combined with complementary pumping. It is also interesting to note that the load-current ripple in the case of complementary pumping is independent of the magnitude of the root cause, . The reason is that, unless the well node is equipped with a very large , even a very small is more than enough to effectively suppress during the transition periods, as seen in Fig. 11(e) . The ripple is, therefore, determined mainly by the duty factor of the resulting pulses. This is why the geometrical features and bias conditions of the pumps have no significant effect on ripple suppression, as indicated by (18) .
As a final word of caution about feedthrough in the currentsource configurations of Figs. 10(a) and 11(a), we emphasize the importance of building the cascoding PMOS in an individual well tied to a dc voltage, say , because if it shares the same well with the pumps the capacitive coupling between the common well and the output node will create another path for pulse feedthrough.
The analyses and arguments presented here for pulse feedthrough in a current-source application of the cascoded pump is valid also for current-sink applications; the only difference is the composition of the charge dumped. The complementary pumping scheme is, therefore, equally useful for suppressing this effect in current-sink applications.
VII. CONTROLLABILITY, MATCHING, RELIABILITY, AND TRIMMING
Gate area and charge pumping frequency provide two degrees of freedom for setting and controlling the current with a reasonable linearity in a wide range. Shown in Fig. 12 is the variation of with channel length for a fixed channel width of 23.7 m. The linear relationship predicted by (6) between the current and area holds with the exception of the smallest pump of 0.5 m in length. This deviation is attributible to the spatial variation of , which is known to increase near the source/drain junctions of a MOSFET. As shown in Section III, channel length is also an influential parameter of the disparity between and . Although biasing the pump to weak accumulation or inversion with the cascode MOSFET greatly reduces the disparity, it is still prudent to minimize the channel length if parity is crucial and then adjust the channel width to set the desired area.
The -characteristic of our 194-m test pump extracted for ns is given in Fig. 13 together with the regression line fA/Hz . The same figure also includes the plot of absolute deviation from linearity. The relative deviation remains less than 5% for more than two decades at the upper end of the range and increases rapidly under the influence of leakage currents below kHz. Although not shown in Fig. 13 , the linear range actually extends into higher frequencies and eventually starts breaking down as the accumulation and inversion half periods become too short for the traps to complete carrier capture processes. Weak accumulation or inversion lowers the upper limit of the linear range by slowing down the rate of these processes. Needless to say, selecting a long for the purpose of matching and will decrease the frequency at which these phenomena become effective. Nevertheless, the range and linearity of control by frequency is a very valuable asset of the charge pump because it adds precise tunability to the circuit biased with the pump.
Repeatibility and matching properties of the interface-trap charge pump are most likely to be determined by the distribution of , which is not one of the tightly controlled parameters of MOS devices. Although it may have order-of-magnitude variation between different technologies depending on the annealing processes applied, we expect it to be relatively repeatible in a given technology as long as the annealing procedures remain unchanged. Shown in Fig. 14 are the experimental -characteristics of our 194-m pump as extracted for kHz on five different chips of the same run. Note that the negative current indicated for about V is due to leakage only. Full pumping is enabled for V and the difference between the charge-pumping and leakage currents flows as a positive . Clearly, the observed spread is attributible more to leakage than charge pumping. Still, the relative standard deviation of is less than 3% even without any correction for leakage. Although this result is indicative of a matching performance better than those of on-chip MOSFETs of comparable area operating under subthreshold conditions [26] , the number of samples examined in this work is too small to generalize this conclusion with any degree of confidence.
It is well known that hot-carrier injection can lead to interface-trap generation in MOSFETs, creating long-term reliability problems [27] . This is not expected to be a concern in the case of the present application because the pump does not support any high-velocity carrier motion in the channel. The Fowler-Nordheim (FN) tunneling process is also known to generate interface traps if the gate-oxide field is large enough to activate it [27] . For an operation complying with the rated supply limits this should not be a problem either. On the contrary, FN may possibly be exploited as an instrument of trimming the pump after fabrication.
VIII. TRANSCONDUCTOR AND LOW-FREQUENCY OTA-C FILTER APPLICATIONS
We have built single-ended and fully differential OTA circuits biased with complementary cascoded charge pumps. Shown in Fig. 15 is the circuit schematic of the single-ended OTA. All devices, including charge pumps, are sized m m. The measured transconductance characteristics are given in Fig. 16 for ns and varying in octaves in the range 15 kHz-16 MHz corresponding to a bias-current tuning range of 16 pA-6 nA. As discussed in Section VII, the linearity of tuning by frequency deteriorates due to leakage at the lower end and due to incomplete capture processes at the higher end. The measured input offset of the OTA is plotted in Fig. 17 as a function of bias current. Despite the large disparity between the drain-source voltages of the current-mirror load devices, the offset remains smaller than 5 mV for any bias greater than 80 pA. The rapidly increasing offset observed for smaller bias is due to leakage.
We have also put to test the floating current-generator property of the complementary cascoded charge pump by biasing a fully differential OTA with it, as shown in . The experimental bias conditions indicated on the schematic force the pumps to operate with strong inversion and accumulation. As explained in Section III, selecting a short under these conditions may result in a significant disparity between and and therefore lead to a current offset when the OTA is balanced with identical input voltages. Such an offset of about 60 pA is clearly observable on the experimental transconductance characteristics extracted for ns by varying for a constant V and shown in Fig. 19 . When the experiment is repeated for ns, however, the offset virtually disappears, as shown in Fig. 20 .
As a further step of experimental evaluation, we have designed first-order low-pass and high-pass OTA-C filter sections with charge-pump biased single-ended and floating OTAs and 15-pF capacitors and used them to build a fully differential bandpass OTA-C filter. Shown in Fig. 21 is the photomicrograph of the 2.2 mm 2.2 mm MOSIS tiny chip carrying this fully integrated filter in addition to stand-alone filter sections, OTAs, and charge-pump current generator structures. Also shown is a blow-up of a typical cascoded current source built with complementary charge pumps. The corner frequencies of the low-pass and high-pass sections of the filter are independently tunable by means of two separate pump drives. Tests indicate a linearly tunable range of two decades above 0.3 Hz. Design details and experimental evaluation of this filter are beyond the scope of this paper and will be published elsewhere.
IX. CONCLUSION
In this work, we have explored the MOS interface-trap charge pump as an ultralow current generator for analog CMOS applications. Charge pumping techniques in general are suitable for ultralow current generation because the linear controllability of current by frequency is maintained regardless of the level of current. What is fundamentally attractive about the interface-trap pump is that it exhibits the same property but the minimum charge it puts out per cycle is at least two orders of magnitude smaller than that of a conventional SC core for a given technology. This helps generate the same current more accurately at a much higher frequency with a much smaller filter capacitance.
Our work shows that a bare pump in the form of single PMOSFET hardly qualifies as a constant-current generator because of its excessive pulse feedthrough, low output resistance, and the restrictions imposed on its terminal voltages by the compliance and nonforward bias conditions. When cascoded, however, these shortcomings are removed. Cascoding also enables biasing for weak inversion or accumulation, which in turn not only effectively eliminates the disparity of the two terminal currents but also makes a temperature-insensitive biasing possible. The effect of pulse feedthrough is virtually eliminated with parasitic capacitances when two pumps are operated in a complementary fashion. Our tests on a 194-m pump indicates less than 3% mismatch, but the small number of samples examined prevents us from reaching a general conclusion about the matching properties of the charge pump.
The tests on single-ended and fully differential transconductor circuits biased with cascoded complementary charge pump constant-current generator configurations indicate full functionality over a bias range more than two decades wide. 
